## Algorithm $=$ Logic + Control

## Sequential Circuits Problems



Acyclic connect ions
Composable blocks
Design:

- truthtables
- sum-of-products
- simplification
- muxes, ROMs, PLAs

St orage \& state
Dynamic discipline
Finit e-st at e machines
Met ast ability
Throughput \& lat ency
Pipelining

- A combinational device is a circuit element that has
- one or more digital inputs
- one or more digital outputs
- a functional specification that details the value of

Static discipline each out put for every possible combination of valid input values

- a timing specification consisting (at minimum) of an upper bound $t_{p d}$ on the required time for the device to compute the specified out put values from an arbitrary set of stable, valid input values



## SR Master-Slave Flip-Flop

The SR Master-Slave Filp-Flop is constructed from two SR latches and an inverter


The left hand latch is called the master and the right hand latch the slave.
When the enable line goes high, the inputs to the circuit are passed through the master latch to its outputs ( $X$ and $\overline{\mathrm{X}}$ ). They are not passed through the slave, though, as when the enable line is high, the enable input to the slave latch is low. Once the enable line goes low, the enable input to the slave latch then goes high and the values of X and $\overline{\mathrm{X}}$ are transferred to the outputs from the circuit and the state is changed.

## JK Flip-Flop

The $J K$ flip-flop is constructed from and is similar in operation to the SR fip--lop. The circuit is


For three of the four possible input combinations the operation is identical to the SR . The difference lies in the case where the two inputs are both 1 . In this case the flip-Ilop toggles its output i.e. $Q \rightarrow \bar{Q}$. The next state table for this circuit is

## T-type Flip-Flop

The fourth (and last) type of fip-llop is the T-type. The T-type is a single input fip--lop like the D-type. It inverts its input each time its input goes high.
The T type fip-flop is constructed by tying the two input lines in a JK. flip-fip together.


The nexe tate tade is


## III State Transition Tables - 1

| Irputs |  |  |  | Outputs |  |  |  | Nates |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $S$ | $R$ | 0 | 0 |  |  |  |  |
| 0 | 0 | 0 | 0 | 1 |  |  |  |  |
| 0 | 0 | 1 | 0 | 1 |  |  |  |  |
| 0 | 1 | 0 | 1 | 0 |  |  |  |  |
| 0 | 1 | 1 | $x$ | $\pi$ | 1 |  |  |  |
| 1 | 0 | 0 | 1 | 0 |  |  |  |  |
| 1 | 0 | 1 | 0 | 1 |  |  |  |  |
| 1 | 1 | 0 | 1 | 0 |  |  |  |  |
| 1 | 1 | 1 | $\pi$ | $\pi$ | 1 |  |  |  |


| TFirs |  | [14irs |  | Notes |
| :---: | :---: | :---: | :---: | :---: |
| 5 | F | 0 | $\underline{\square}$ |  |
| 0 | 0 | D | 0 |  |
| 1 | 0 | 1 | 0 |  |
| 0 | 1 | 0 | 1 |  |
| 1 | 1 | \% | \% | 1 |

Representation 2

Representation 1

## State Transition Diagram for Q


'State Transition Tables - 2

- In most general form STTs indic ate start state, next state and condition for transition
- Next state for bi-stables is same as $Q$ output
- Representation 2 is compacted form of representation 1
- $Q$ indicates that final state is same as initial state
- Note 1: When both S and R are 1 the output is unstable and undefined ( ${ }^{*}$ ) - not same as don't care!
- There are other kinds of flip-flops which we will return to shortly


## Characteristic Table

- The characteristic table shows the state transition for every set of inputs.
- Example: SR latch

| $S$ | $R$ | $Q(t)$ | $Q(t+1)$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | $?$ |

JK flipflop
(more compact)

| $J$ | $K$ | $Q(t+1)$ |
| :---: | :---: | :---: |
| 0 | 0 | $Q(t)$ |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | $\neg Q(t)$ |



D Latch

| C | D | Next State |
| :--- | :--- | :--- |
| 0 | x | No Change |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

When clock is high the latch is transparent, are observed from the output.


## The JK Flip-Flop




| , (t) | (0)1 | 9 p | $01+28$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 |  | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

$\mathrm{Q}(\mathrm{t}+2 \delta)=\mathrm{O}(\mathrm{t}) \mathrm{K}(\mathrm{D})+\mathrm{Q}(\mathrm{t})(\mathrm{l}(\mathrm{t})$


## Transition table

| $A(t)$ | $B(t)$ | x | $A(t+1)$ | $B(t+1)$ | $y$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 | 0 |



## Flip Flop Wavef orms



Specify the problem


Obtain the state table

The number of states may be reduced by state reduction method

Determine the number of flip-flops needed

Choose the type of flip-flops to be used

## Derive excitation equations

Using the map or any other simplification method, derive the output functions and the flip-flop input functions

Draw the logic diagram

We wish to design a synchronous sequential circuit whose state diagram is shown in Figure. The type of flip-flop to be use is J-K


Two flip-flops are needed to represent the four states and are designated Q0Q1. The input variable is labelled $x$.

| Present State | NextState |  |
| :---: | :---: | :---: |
| Q0Q1 | $\mathrm{x}=0$ | $\mathrm{x}=1$ |
| 00 | 00 | 01 |
| 01 | 10 | 01 |
| 10 | 10 | 11 |
| 11 | 11 | 00 |

## . Excitation table for JK flip-flop

Excitation table of the circuit

| $\begin{aligned} & \text { Oitput Tramitions } \\ & Q \rightarrow \text { (inatid) } \end{aligned}$ | Fipp-Lppipupts JK |
| :---: | :---: |
| $0 \rightarrow 0$ | 0X |
| $0 \rightarrow 1$ | 1 X |
| $1 \rightarrow 0$ | X 1 |
| $1 \rightarrow 1$ | X 0 |


| Present State | Next State | Input | Flip-flop Inputs |  |
| :---: | :---: | :---: | :---: | :---: |
| Q 0 Q 1 | Q 0 Q 1 | x | J0K0 | J 1 K 1 |
| 00 | 00 | 0 | 0 X | 0 X |
| 00 | 01 | 1 | 0 X | 1 X |
| 01 | 10 | 0 | 1 X | X 1 |
| 01 | 01 | 1 | 0 X | X 0 |
| 10 | 10 | 0 | X 0 | 0 X |
| 10 | 11 | 1 | X 0 | 1 X |
| 11 | 11 | 0 | X 0 | X 0 |
| 11 | 00 | 1 | X 1 | X 1 |

The simplified Boolean functions for the combinational circuit can now be derived


The flip-flop input functions are derived:

$$
\begin{array}{ll}
\mathrm{J} 0=\mathrm{Q} \mathbf{1}^{*} \mathrm{x}^{*} & \mathrm{~K} 0=\mathrm{Q} \mathbf{1}^{*} \mathrm{x} \\
\mathrm{~J} 1=\mathbf{x} & \mathrm{K} 1=\mathrm{Q} 0^{* *} \mathrm{x}^{*}+\mathrm{Q} 0^{*} \mathrm{x}=\mathrm{Q} 0 \boldsymbol{0}
\end{array}
$$

Note: the symbol © is exclusive-NOR.
The logic diagram is drawn in Figure 15.


Figure 15. Logic diagram of the sequential circuit.

## Example

- Implement the following sequence:

|  | 为 |  |  |
| :---: | :---: | :---: | :---: |
|  | $\stackrel{+}{+}$ | - |  |
| - | $\bigcirc$ | $\cdots$ |  |

$$
000 \rightarrow 110 \rightarrow 100 \rightarrow 111 \rightarrow 000 \rightarrow \ldots
$$

- Excitation table:

| $\mathrm{A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ | $\mathrm{JA}_{2}$ | $\mathrm{KA}_{2}$ | $\mathrm{JA}_{1}$ | $\mathrm{KA}_{1}$ | $\mathrm{JA}_{0}$ | $\mathrm{KA}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | X | 1 | X | 0 | X |
| 1 | 1 | 0 | X | 0 | X | 1 | 0 | X |
| 1 | 0 | 0 | X | 0 | 1 | X | 1 | X |
| 1 | 1 | 1 | X | 1 | X | 1 | X | 1 |
| 0 | 0 | 0 | 1 | X | 1 | X | 0 | X |

Solving for $\mathrm{JA}_{\mathrm{i}}$ and $\mathrm{KA}_{\mathrm{i}}$

| $A_{2}$ | $A_{1}$ | $A_{0}$ | $J A_{2}$ | $K A_{2}$ | $J A_{1}$ | $K A_{1}$ | $J A_{0}$ | $K A_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | $X$ | 1 | $X$ | 0 | $X$ |
| 1 | 1 | 0 | $X$ | 0 | $X$ | 1 | 0 | $X$ |
| 1 | 0 | 0 | $X$ | 0 | 1 | $X$ | 1 | $X$ |
| 1 | 1 | 1 | $X$ | 1 | $X$ | 1 | $X$ | 1 |

$$
\begin{array}{lll}
J A_{2}=\overline{A_{2}} & J A_{1}=\overline{A_{1}} & J A_{0}=A_{2} \oplus A_{1} \\
K A_{2}=A_{0} & K A_{1}=A_{1} & K A_{0}=A_{0}
\end{array}
$$

## Second Example

- Implement the following sequence:

$$
000 \rightarrow 010 \rightarrow 001 \rightarrow 101 \rightarrow 110 \rightarrow 000 \rightarrow \ldots
$$

- Excitation table:

| $\mathrm{A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ | $\mathrm{JA}_{2}$ | $\mathrm{KA}_{2}$ | $\mathrm{JA}_{1}$ | $\mathrm{KA}_{1}$ | $\mathrm{JA}_{0}$ | $\mathrm{KA}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | X | 1 | X | 0 | X |
| 0 | 1 | 0 | 0 | X | X | 1 | 1 | X |
| 0 | 0 | 1 | 1 | X | 0 | X | X | 0 |
| 1 | 0 | 1 | X | 0 | 1 | X | X | 1 |
| 1 | 1 | 0 | X | 1 | X | 1 | 0 | X |
| 0 | 0 | 0 | 1 | X | 1 | X | 0 | X |

Solving for $\mathrm{JA}_{\mathrm{i}}$ and $\mathrm{KA}_{\mathrm{i}}$

| A | A | A | $\mathrm{JA}_{4}$ | Kt | J ${ }_{\text {a }}$ | K | JA | $\mathrm{M}_{4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | X | 1 | X | 0 | X |
| 0 | 1 | 0 | 0 | X | x | 1 | 1 | X |
| 0 | 0 | 1 | 1 | X | 0 | x | X | 0 |
| 1 | 0 | 1 | X | 0 | 1 | X | X | 1 |
| 1 | 1 | 0 | X | 1 | X | 1 | $\overline{0}$ | X |

$$
\begin{array}{lll}
J A_{2}=A_{0} & J A_{1}=A_{2}+\overline{A_{0}} & J A_{0}=A_{2} \oplus A_{1} \\
K A_{2}=A_{1} & K A_{1}=A_{1} & K A_{0}=A_{2}
\end{array}
$$

How do we determine the combinatorial ciccuit?

- This circuit has three inputs, I, R, and the current A. $\bullet$ It has one output, DA, which is the desired next A.
- So we draw a truth table, as before.
-For convenience I added the label Next A to the DA column


But this table is simply the truth table for the combinatorial circuit.

## Edge-triggered Flip Flop



Idea:

* only one latch "transparent" at any time
$\rightarrow$ no combinational path through flip flop
- Q only chanqes shortly after $\mathrm{O} \rightarrow 1$


## Edge-triggered Flip Flop



Idea:

* only one latch "transparent" at any time
$\rightarrow$ no combinational path through flip flop
- Q only chanqes shortly after $\mathrm{O} \rightarrow 1$

A divide-by-three counter which outputs one 1 for every 3 1's seen as input (not necessarily in succession.) After outputting a 1, it starts counting all over again. 1.

To build this, will need three states, corresponding to 0 , 1, or 2 1's seen so far.

3. State table:


## Designing with $J K$ Flip-Flops

- The design of a sequential circuit with other than the D type is complicated by the fact that the flipflop input equations for the circuit must be derived indirectly from the state table. When D-type flipflops are employed, the input equations are obtained directly from the next state. This is not the case for $J K$ and other types of flip-flops. In order to determine the input equations for these flip-flops, it is necessary to derive a functional relationship between the state table and the input equations.


## Flip-Flop Excitation Tables

- A table that lists the required inputs for a given change of state is known as an excitation table. Example of an excitation table is shown below:

Flip-Flop Excitation Tables

| (a) JK Flip-Flop |  |  |  | (b) SA Flip-Flop |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q(t) | $Q(t+1)$ | $J$ | K | $Q(t)$ |  | $Q(t+1)$ | 5 | R |
| 0 | 0 | 0 | X | 0 |  | 0 | 0 | X |
| 0 | 1 | 1 | X | 0 |  | 1 | 1 | 0 |
| 1 | 0 | X | 1 | 1 |  | 0 | 0 | 1 |
| 1 | 1 | X | 0 | 1 |  | 1 | X | 0 |
| (c) D Flip-Flop |  |  |  |  | (d) 7 Flip-Flop |  |  |  |
| O(7) | $Q(t+1)$ | D |  |  | Q(t) | ) 0 (t | $+$ |  |
| 0 | 0 | 0 |  |  | 0 | 0 |  | 0 |
| 0 | 1 | 1 |  |  | 0 | 1 |  | 1 |
| I | 0 | 0 |  |  | 1 | 0 |  | 1 |
| 1 | 1 | I |  |  | 1 | 1 |  | 0 |

## Flip-Flop Excitation Tables (cont)

The excitation table show four different types of flip-flops. Each table has a column for the present state $Q(\mathrm{t})$, a column for the next state $Q(\mathrm{t}+1)$, and a column for each flip-flop input to show how the required transition is achieved. The symbol X in the table represents a don't-care condition, which means that it does not matter whether the input is 0 or 1 .

## Flip-Flop Excitation Tables (cont)

The excitation table for the D flip-flop shows that the next state is always equal to the D input and is independent of the present state. This can be represented algebraically:

$$
\mathrm{D}=Q(\mathrm{t}+1)
$$

## Design Procedure

- The design procedure for sequential circuits with $J K$ flip-flops is the same as that for sequential circuits with D flip-flops, except that the input equations must be evaluated from the present-state to next-state transition derived from the excitation table.


## Design Procedure (cont)

- The advantage of using $J K$-type flip-flops when designing sequential circuits is that there are so many don't-care entries indicates that the combinational circuit for the input equations is likely to be simpler, because don't-care minterms usually help in obtaining simpler expressions.


## Design Procedure (cont)

In order to perform the simulation, a clock, as well as the input signals $R$ and $X$, is required. In doing the simulation of any sequential circuit, sufficient time must be provided in the clock period for each of the following:

1. All flip-flops and inputs to change;
2. The effects of these changes to propagate through the combinational logic of the circuit to the flip-flop inputs; and
3. The setup of the flip-flops for the next
clock edge to occur.
